1

2



CLAIMS

What is claimed is:


	126	*	A method comprising:
		•	receiving an interrupt;
	(d) (converting said interrupt into an upstream memory write interrupt; and
	4		converting said upstream memory write interrupt into a front side bus
	5	(FSB)	interrupt transaction.
	1	2.	The method as in claim 1, wherein said interrupt is generated by a
	2	peripl	neral component interconnect (PCI) device.
	1	3.	The method as in claim 2, wherein said FSB interrupt is received by a
	2	proces	
	1	4.	A method comprising:
	2		receiving a message signaled interrupt (MSI) interrupt;
	3		forwarding said MSI interrupt; and
	4		converting said MSI interrupt into an FSB interrupt transaction.
	1	5.	The method as in claim 4, wherein said MSI interrupt is generated by a
	2	PCI de	evice, and wherein said FSB interrupt is received by a processor.
	1	6.	The method as in claim 5, wherein said FSB interrupt is received by a
	2	proces	ssor.
	1	7.	A method comprising:
	2		receiving a hardware signal;
	3		converting said hardware signal into an upstream memory write
	4	interr	upt; and
	5		converting said upstream memory write interrupt into an FSB interrupt
	6	transa	

PCI device, and wherein said FSB interrupt is received by a processor.

The method as in claim 7, wherein said hardware signal is generated by a

1

1



- 1 11. The apparatus as in claim 10, said chipset further comprising at least one of an I/O controller hub (ICH), P64H, AGP device.
- 1 12. The apparatus as in claim 11, further comprising an I/O component of an advanced programmable interrupt controller (IOxAPIC) configured to convert said interrupt into an upstream memory write interrupt.
 - 13. The apparatus as in claim 12, said chipset further comprising a HUB interface coupled on a first end to said IOxAPIC and coupled on a second end to a MCH, wherein said memory controller hub (MCH) configured to convert said upstream memory write interrupt into a FSB interrupt transaction.
 - 14. The apparatus as in claim 10, wherein said interrupt is generated by a PCI device, and wherein said chipset is coupled to a processor.
 - 15. The apparatus as in claim 10, wherein said interrupt is a MSI interrupt.
- 1 16. The apparatus as in claim 15, said chipset further comprising a HUB
 2 interface coupled on a first end to an ICH and coupled on a second end to a
 3 MCH, wherein said ICH configured to forward said MSI interrupt to said HUB
 4 interface, and wherein said MCH configured to convert said MSI interrupt into a
 5 FSB interrupt transaction.
- 1 17. The apparatus as in claim 16, wherein said MCH configured to ensure at least one data pipe of a HUB interface is flushed upstream before propagating an interrupt upstream.
- 1 18. The apparatus as in claim 16, wherein said MCH configured to receive an end of interrupt (EOI) from a processor and broadcast said EOI to at least one



- downstream HUB interface TOxAPIC generating at least one level mode
- 1 19. An apparatus comprising:
- 2 an MCH configured to redirect at least one interrupt based on task priority information.
- 1 20. The apparatus as in claim 19, wherein said task priority information is
- downloaded by a processor into said MCH having a task priority register (TPR)
- 3 and FSB XTPR update transactions.
- 1 21. The apparatus as in claim 19, wherein said interrupt is an upstream 2 memory write interrupt.
- 1 22. The apparatus as in claim 19, wherein said interrupt is an IPI interrupt.
 - 23. The apparatus as in claim 19, wherein said interrupt is marked as lowest priority re-directable, and redirected to a lowest priority register.
 - 24. A method comprising redirecting at least one interrupt based on task priority information.
 - 25. The method as in claim 24, wherein said interrupt is an upstream memory write interrupt.
 - 26. The method as in claim 24, wherein said interrupt is an IPI interrupt.
- 1 27. The method as in claim 24, wherein said interrupt is marked as lowest 2 priority re-directable, and redirected to a lowest priority register.
- 1 28. A method comprising:

- 2

1 U 2

- providing preferred ordering of at least one XTPR update transaction and
 at least one interrupt to be redirected.
- 1 29. The method as in claim 2\$, further comprising ensuring valid information
- 2 is used for an interrupt redirection when an XTPR update transaction and an
- 3 interrupt occur about the same time.
- 1 30. The method as in claim 29, further comprising providing support for said 2 XTPR update transactions to update at least one XTPR register.

